designing a fast locking pll

thesis
abstract

a phase-locked loop (pll) based frequency synthesizer is an important circuit that is used in many applications, especially in communication systems such as ethernet receivers, disk drive read/write channels, digital mobile receivers, high-speed memory interfaces, system clock recovery and wireless communication system. other than requiring good signal purity such as low phase noise and low spurs from the frequency synthesizers, locking speed is an important design requirement. fast-locking capability is particularly critical for systems demanding frequency working operation. a phase-locked loop (pll) is a closed-loop frequency-control system based on the phase difference between the input clock signal and the feedback clock signal of a controlled oscillator. the main blocks of the pll are the phase frequency detector (pfd), charge pump, loop filter, voltage controlled oscillator (vco), and counters, such as a feedback counter (m), a pre-scale counter (n), and post-scale counters(c). plls align the rising edge of the reference input clock to a feedback clock using the pfd. the falling edges are determined by the duty-cycle specified by the user. the pfd detects the difference in phase and frequency between the reference clock and feedback clock inputs and generates an ?up? or ?down? control signal based on whether the feedback frequency is lagging or leading the reference frequency. these ?up? or ?down? control signals determine whether the vco needs to operate at a higher or lower frequency, respectively. this paper presents a fast-locking technique for phase-locked loops (plls). in this proposed technique, the polarity and magnitude of the phase error at two phase-frequency detectors (pfd) input is continuously monitored during the locking process. first pfd detects the difference between rising edge of reference signal and output signal. second pfd detects the difference between falling edge of reference signal and output signal. the detected phase and frequency error is then coarsely compensated by a proper voltage for voltage control oscillator (vco), that is produced by a programmable charge pump (cp). the proposed method compensates phase and frequency error together and at the same time.

similar resources

A Fast Locking Scheme for PLL Frequency Synrhesizers

Frequency synthesizers are used in a large number of time division multiplexed (TDMA) and frequency hopping wireless applications where quickly attaining frequency lock is critical. A new frequency synthesizer is described which employs a scheme for reducing lock time by a factor of two using a conventional phase locked loop architecture. Faster lock is attained by shifting the loop filter’s ze...

full text

A Study on Fast Locking and Wideband PLL

In this paper , a dual-slope phase frequency detector and charge pump architecture for fast locking of PLL is proposed and analyzed. The proposed PLL circuit is designed based on the 0.11um CMOS process with 1.2V supply voltage. The modified delay cell circuit of Ring Oscillator is used in the design of VCO and the frequency range of VCO is from 23MHz to 522MHz. This frequency synthesizer has a...

full text

A Fast Locking Scheme for PLL Frequency Synthesizers

Frequency synthesizers are used in a large number of time division multiplexed (TDMA) and frequency hopping wireless applications where quickly attaining frequency lock is critical. A new frequency synthesizer is described which employs a scheme for reducing lock time by a factor of two using a conventional phase locked loop architecture. Faster lock is attained by shifting the loop filter’s ze...

full text

A Fast-Locking Analog PLL With Deskew Buffer

In this paper, PLL are most frequently used for Local Oscillator (LO) signal generation in wireless radio transceivers to down convert the carrier frequency to lower or intermediate frequency . The input reference frequency is 6.4 MHz. The architecture used for the design of Frequency synthesizer was Integer-N architecture. This was designed using 0.25 μm technology. The VCO designed was a CMOS...

full text

A Fast-Locking Digital PLL: Using integrated and differentiator controlling VHDL-AMS and Matlab/Simulink Modeling and Simulations

In this paper we are using new method called “A fast –locking digital DPLL using integrator and diffentiator controlling with VHDL AMS and Matlab. This method reduces the locking Time and improves performance of DPLL. In the Previous method the fast locking DPLL operation Reduces the lock time by a factor about 4.10 Compared to its conventional DPLL counterpart. But the proposed method more eff...

full text

Nonlinear optimized Fast Locking PLLs Using Genetic Algorithm

Abstract— This paper presents a novel approach to obtain fast locking PLL by embedding a nonlinear element in the loop of PLL. The nonlinear element has a general parametric Taylor expansion. Using genetic algorithm (GA) we try to optimize the nonlinear element parameters. Embedding optimized nonlinear element in the loop shows enhancements in speed and stability of PLL. To evaluate the perform...

full text

My Resources

Save resource for easier access later

Save to my library Already added to my library

{@ msg_add @}


document type: thesis

وزارت علوم، تحقیقات و فناوری - دانشگاه تحصیلات تکمیلی صنعتی کرمان - پژوهشکده برق و کامپیوتر

Hosted on Doprax cloud platform doprax.com

copyright © 2015-2023